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We show that carbon nanotube transistors exhibit scaling that is qualitatively different than
conventional transistors. The performance depends in an unexpected way on both the thickness and
the dielectric constant of the gate oxide. Experimental measurements and theoretical calculations
provide a consistent understanding of the scaling, which reflects the very different device physics of a
Schottky barrier transistor with a quasi-one-dimensional channel contacting a sharp edge. A simple
analytic model gives explicit scaling expressions for key device parameters such as subthreshold
slope, turn-on voltage, and transconductance.
Recent decades have witnessed remarkable and con-
tinuing improvements in the performance of field-effect
transistors (FETs). These improvements result largely
from aggressive scaling of devices to smaller sizes. As
further improvement of conventional FETs becomes in-
creasingly difficult, attention has focused on new devices
like carbon nanotube (CN) FETs. CNFETs have already
shown very promising performance, despite the use of rel-
atively thick gate oxides [1–3].
Here we examine the performance improvement of CN-
FETs upon scaling of the thickness and dielectric con-
stant of the gate oxide. In both experimental measure-
ments and numerical calculations, we find a very differ-
ent scaling behavior than for conventional transistors,
with important consequences for the design of CNFETs.
Specifically, we find that key measures of device perfor-
mance scale approximately as the square root of the gate-
oxide thickness tox or its inverse. These include the turn-
on voltage, the transconductance, and the subthreshold
slope.
We show that this surprising behavior can be captured
in a simple analytic model, which gives a universal form
for the saturation current versus gate voltage. Our model
incorporates the recent recognition [1,2,4–6] that, in am-
bipolar CNFETs such as ours, transistor action is caused
by modulation of the Schottky barriers (SBs) at the
metal-nanotube contacts. The model also highlights the
central role of the contact geometry in determining the
scaling, with different geometries giving different power
laws for the scaling. In contrast, the scaling of conven-
tional FETs with tox is independent of contact geometry
in the long-channel limit.
In conventional transistors, there is great interest in
oxides with high dielectric constants, because these in-
crease the gate capacitance and thus the performance.
Improved performance has also been obtained in this way
for CNFETs [2,7]. However, for ballistic SB-CNFETs,
the performance is not linked to the capacitance. We
show that in this case, the improvement instead comes
from changes in the electric field patterns due to the inho-
mogeneous dielectric used. For such geometries, the de-
gree of improvement is tightly coupled to the gate-oxide
thickness, with the most dramatic improvement occur-
ring for thicker gate oxides.
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FIG. 1. Representative transfer characteristics of CNFETs
at different oxide thicknesses tox. The turn-on is character-
ized by the subthreshold slope (straight lines). The slope
becomes steeper for thinner oxides: from 280 mV/decade
for tox = 20 nm and Vd = −0.5 V, to 170 mV/decade for
tox = 5 nm and Vd = −0.5 V, and 110 mV/decade for
tox = 2 nm and Vd = −0.2 V. Comparable scaling is seen
in n-type devices as well, e.g. 130 mV/decade for tox = 2 nm
and Vd = 0.2 V.
Our CNFETs use a standard back-gated geometry [8],
taking advantage of the precise thickness control and
high quality of thermally grown SiO2. Very thin gate
oxides (2 and 5 nm) are grown in small, pre-patterned
areas on a degenerately doped silicon wafer, which serves
as the gate. Carbon nanotubes with diameter of about
1.4nm [9] are dispersed on the wafer. Source and drain
electrodes, formed using electron-beam lithography and
lift-off, contact those CNs lying on ultra-thin oxide. In
order to suppress the leakage current, the rest of the
source and drain contacts are separated from the back
gate by a thicker (∼ 120 nm) field oxide. Details of the
1
fabrication will be presented elsewhere.
Typical transport characteristics of bottom gate de-
vices with thin oxides are shown in Fig. 1. A quantitative
comparison can be made by measuring the subthreshold
slope [10] S ≡ (d log10 I/dVg)
−1 where Vg is the gate
voltage. The extracted values are given in Fig. 1. We
see a steady improvement of the turn-on for thinner ox-
ides. However, even the thinnest oxides give S signifi-
cantly higher than the thermal limit of about kT ln 10 ∼
60 mV/dec at room temperature, and a key goal here is
to understand the factors leading to further performance
improvement.
(Lower S values have been reported in CNFETs us-
ing highly-doped, effectively ohmic contacts [7] or exotic
designs [11]. However, these have their own advantages
and disadvantages; and here we consider only straight-
forward scaling of existing designs that lend themselves
to integration with Si-based devices.)
To understand the scaling properties of carbon nan-
otube (NT) transistors, we calculate the current using
the Landauer-Bu¨ttiker formula, and assuming ballistic
transport:
I =
4e
h
∫
[F (E)− F (E − eVd)]T (E)dE . (1)
Here Vd is the applied drain voltage and F is the Fermi
function. The energy-dependent transmission T (E)
through the SB is evaluated within the WKB approx-
imation, using the idealized band structure [12]. This
gives
lnT = −
4
3bVpi
zf∫
zi
(
∆2 − [E + eV (z)]2
)1/2
dz, (2)
where b = 0.144 nm is the bond length, ∆ is half the
NT band gap, Vpi = 2.5 eV is the tight-binding parame-
ter, and V (z) is the electrostatic potential along the NT.
The integration is performed between the classical turn-
ing points zi and zf . [E.g., for electrons in the conduction
band, zf is determined from ∆ − eV (zf) = E; zi = 0 or,
if E < −∆, is determined from −∆ − eV (zi) = E.] For
simplicity, we present numerical calculations only for the
case of mid-gap Schottky barrier, though we have exam-
ined other cases. In this case, the current is symmetric
with respect to the applied gate voltage; and without
loss of generality, we limit the discussion to positive gate
voltages, i.e. electron tunneling into the conduction band.
To obtain the electrostatic potential along the NT,
we numerically solve the electrostatic boundary problem
given by our device geometry, which is sketched in the
upper inset of Fig. 2. We consider a device similar to
the experiment with a bottom gate at tox from the NT,
source and drain contacts that are 20 nm thick, and a top
electrode which is far from the NT with respect to tox.
(The use of a top electrode in this geometry is for compu-
tational convenience; and whether it is grounded or kept
at Vg has negligible impact on the results.) We further
neglect charge on the NT as in [5]. This remains a good
approximation throughout the regime studied here [13].
All numerical calculations here use a NT of 1.4 nm di-
ameter and a band gap of 0.6 eV.
In Fig. 2 the inverse of the subthreshold slope, S−1, has
been plotted versus the inverse oxide thickness t−1ox . Ex-
perimentally, about 20 to 30 devices were characterized
at each oxide thickness. Only devices with symmetric (or
nearly symmetric) p- and n-conduction were included in
the average values presented in Fig. 2. The S−1 values
— even for very thin oxides — lie well below the thermal
limit. The theoretical curve for the bottom gate geome-
try is in good qualitative agreement with experiment; the
difference presumably arises from the specific contact ge-
ometry, which is not known precisely on the nm scale in
the experiment.
To illustrate the importance of the contact geometry,
we also consider an idealized double gate device (lower
inset of Fig. 2). Its source and drain contacts are as thin
as the NT diameter (1.4 nm), and both top and bottom
gate oxides have thickness tox. The general trend with
tox is unchanged, but for any given tox the subthresh-
old slope is greatly improved relative to the bottom gate
device with thicker contact.
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FIG. 2. Calculated and experimental values of the inverse
subthreshold slope S as a function of the inverse oxide thick-
ness tox. Solid curves are fitted as described in text. Open
red squares are experimental data from previous work, filled
red squares are this work. Data at tox = 2 nm and 5 nm rep-
resent average values for many devices. For tox = 20 nm our
result agrees with previous reports [3]. The upper left inset
shows the bottom gate device geometry (open green circles)
while the lower right inset shows the double gate device (filled
orange circles).
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To better understand the behavior, we consider a sim-
ple model. For the double gate device, in the limit of
vanishing contact thickness [inset of Fig. 3(b)], the elec-
trostatic problem can be solved analytically [14]. The
potential in the vicinity of the contact varies as V (z) =
2Vgπ
−1/2(z/tox)
1/2, where Vg is the gate voltage and z
is the distance from the contact along the NT. Inserting
this V (z) into Eq. (2), and taking Vd = Vg [as in inset
of Fig. 3(a)], we calculate the saturation current. (We
consider the limit of a thick gate oxide, where the posi-
tion of the conduction band at the drain, ∆ − eVd, can
be replaced by −∞). Then
Isat =
4e∆
h
H
(
Vg
V dgscale
,
∆
kT
)
, (3)
where H(x, y) is
H(x, y) =
∞∫
−∞
exp (−h(s)/x2)
1 + exp (sy)
ds (4)
and h(s) is
h(s) =
1−s∫
max (0,−1−s)
t [1− (s+ t)2]1/2 dt . (5)
The “scaling voltage” for this idealized double-gate de-
vice is
V dgscale =
(
2π∆3
3be2Vpi
)1/2
t1/2ox . (6)
Within this idealized geometry (and in the thick-oxide
limit etc.), changing the oxide thickness is equivalent to
simply rescaling the gate voltage by V dgscale. The turn-
on voltage is proportional to V dgscale, and thus scales as
t
1/2
ox . We can evaluate S for Vd at saturation, where
S = (d log10 Isat/dVg)
−1. Then S, like Isat, is a function
of Vg/V
dg
scale. Thus S scales as t
1/2
ox . Similarly, we find
that the transconductance, dIsat/dVg, scales as t
−1/2
ox .
For very thin gate oxides, some of these approxima-
tions break down— in particular, the simple form of V (z)
near the contact, and the infinite limits of integration in
Eq. (4). But in any case, S must eventually saturate at
the thermal limit of kT ln 10 ∼ 60 mV/dec. This suggests
the interpolation formula S = (αtox + (kT ln 10)
2)1/2,
with α a fitting parameter. Fig. 2 shows that this fit-
ting works well for the experiment and the calculation
for both device geometries. For thick oxides, S scales as
t
1/2
ox , while for very thin oxides it gradually approaches
the thermal limit.
For a more complete description of the device behavior,
we examine the saturation current vs. gate voltage. Fig-
ure 3(a) shows the results of the full numerical calculation
for the bottom-gate geometry. These are well described
by the analytic model (3), over a large range of tox, if we
replace the analytic V dgscale with V
bg
scale = 2.2V
dg
scale, where
the single empirical factor of 2.2 is sufficient to account
for the difference in geometry. Figure 3(b) shows that all
curves are nearly identical to the analytic form (3), with
the same t
1/2
ox scaling as in the idealized model (aside from
the one empirical factor of 2.2). As discussed above, the
analytic model becomes inaccurate for very thin oxides,
and this is observed in Fig. 3(b) for tox = 2 nm.
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FIG. 3. Calculated saturation current versus gate volt-
age. (a) shows a set of curves for bottom gate devices with
tox = 35, 20, 10, 5, and 2 nm, from right to left, and the
thermal limit given by the dotted line. Solid lines are calcu-
lated with Eq. (3) and V bgscale = 2.2V
dg
scale while dashed lines
show the full calculation. (The inset shows the band diagram
for saturating current, i.e. Vd = Vg.) (b) displays the same
curves versus Vg/V
bg
scale. All solid lines become one black line,
i.e. Eq. (3). (The inset is a sketch of the double gate geometry
with a semi-infinite sheet contact.)
In contrast to conventional FETs, the scaling of the
performance here with tox depends on the specific contact
geometry. If the contact were infinitely thick, then the
electrostatic potential near the right-angle corner would
depend on distance as z2/3 [14]. For such a geometry,
the turn-on voltage and S would scale as t
2/3
ox , while the
3
transconductance would scale as t
−2/3
ox . Thus there is
not really a universal power law; rather, the behavior de-
pends on the contact geometry. Nevertheless, the two
geometries considered here are rather well described by
a single simple power-law behavior.
In addition to reducing the oxide thickness, the per-
formance can be improved by using an oxide (or other
gate dielectric) having higher dielectric constant [2,7,11].
In conventional transistors, this improves performance
by increasing the gate capacitance, and hence the charge
in the channel. However, in ballistic SB-CNFETs, the
charge in the channel is unimportant for the turn-on
regime, so the improvement observed in such devices [2]
must have a different origin.
In fact, within the approximations made here, simply
increasing the dielectric constant everywhere would have
no effect on the performance. However, most actual de-
vices studied use a thin gate oxide below the NT, with
air above it.
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FIG. 4. Contour lines of the electrostatic potential at the
source contact for an interface between a high dielectric and
vacuum (solid red lines, ǫb/ǫt = 11) and a homogeneous di-
electric (dotted blue lines). The value of adjacent contour
lines differs by 0.1 V. (Vd = Vg = 0.5 V.)
Fig. 4 shows how the electrostatic potential changes
due to the interface between dielectrics. The potential
contour lines at the source contact are much closer in the
case of an interface with ǫb > ǫt, resulting in a thinner
SB. Thus the turn-on becomes much sharper.
In this geometry the improvement is large only for rel-
atively thick oxides. This can be understood from the in-
terface boundary condition ǫb∂φb/∂y = ǫt∂φt/∂y, where
φt,b is the electrostatic potential on top of the interface
or below it, and ǫt,b are the dielectric constants of the
top and bottom oxide. In the limit of large dielectric
constant for the bottom oxide, ǫt/ǫb → 0, giving equipo-
tential lines perpendicular to the interface. However, a
distance on the order of the oxide thickness is needed for
a drop of Vg of the NT potential. Therefore, while the
turn-on becomes sharper, it does not approach the limit
T (E) ≈ 1.
Our numerical calculations indicate that with high ra-
tios ǫb/ǫt, large improvements can be achieved for thick
oxides. However, the changes become rather small for
very thin oxides. For example, for tox = 20 nm, replac-
ing the homogeneous oxide (ǫb/ǫt = 1) by HfO2 below
and air above the NT (ǫb/ǫt = 11) changes the slope
S from 240 mV/dec to 120 mV/dec. This improvement
agrees well with experimental data [2]. For tox = 2 nm,
though, S changes only from 95 mV/dec to 75 mV/dec.
We have focused here on the case of a mid-gap Schot-
tky barrier. However, we have also examined the behav-
ior for other values of the Schottky barrier. As long as
the current is limited by tunneling through a SB, as for
barrier heights of 0.2 eV or more, the scaling behavior
derived here continues to hold.
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